A. Nasser Alaraje

Nasser Alaraje

Contact

Associate Professor, School of Technology

Program Chair, Electrical Engineering Technology

  • PhD, Electrical and Computer Engineering, Ohio State University, 2005
  • MS, Electrical Engineering, Ohio State University, 1996
  • BS, Electrical Engineering, Jordan University of Science and Technology, 1990

Biography

Nasser Alaraje is an associate professor and program chair of electrical engineering technology in the School of Technology at Michigan Tech. Prior to his faculty appointment at the University, he was employed by Lucent Technologies as a hardware design engineer, from 1997 to 2002, and by vLogix as chief hardware design engineer, from 2002 to 2004.

In 2009, Alaraje was awarded the Golden Jubilee by the College of Engineering at Assiut University, in Egypt. He has served as an ABET/IEEE-TAC evaluator for electrical engineering technology and computer engineering technology programs. He also developed two certificate programs at Michigan Tech: a FANUC Robotics Industrial Certificate Program—Certified Education Robot Training (CERT)—and a graduate certificate in test engineering in partnership with industry.

Research Interests

  • Digital logic design and embedded systems
  • Field-Programmable Logic Array (FPGA) architecture and design
  • Hardware description language
  • Processor architecture
  • Engineering technology education

Teaching Interests

  • Circuits
  • Data communications
  • Digital systems/microprocessor basics
  • Digital electronics
  • Digital design and modeling with VHDL
  • Microcomputer interfacing
  • FPGA design

Recent Publications

  • Alaraje, N., A. V. Sergeyev. 2010. Developing an Industry-Driven Graduate Certificate in Test Engineering for Electrical Engineering Technologists, Proceedings of ASEE, June 2010
  • Sergeyev, A. V., N. Alaraje. 2010. Partnership with Industry to Offer a Professional Certificate in Robotic Automation, Proceedings of ASEE, June 2010
  • Sergeyev, A. V., N. Alaraje. 2010. Promoting Robotics Education: Curriculum and State-of-the-Art Robotics Laboratory Development, The Technology Interface Journal, Vol. 10, #3, Spring 2010
  • N. Alaraje. 2009. Resolving ABET/TAC Criteria on Continuous Improvement: Surviving ABET Accreditation, The Technology Interface Journal, Vol. 10, #1, Fall 2009
  • N. Alaraje and J. E. DeGroat. 2009. Performance Analysis of Future System-on-FPGA Topology Candidates, The 52nd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS 2009), Cancún, August 2009, pages 1114–1117

Recent Funding

  • PI—Digital Logic Design: Meeting Industry’s Needs Through University and Community College Collaboration, $269,977 awarded by the National Science Foundation ATE program
  • Co-PI—NUE: Michigan Technological University Nanotechnology Enterprise, $200,000 awarded by the National Science Foundation SSF-NUE program
  • Co-PI—United States-Brazil Higher Education Consortia Program FIPSE—Department of Education (September 2007-2011), $105,230